IS43LQ32256B-062BLI is a 256Mb x 32 8Gbit CMOS LPDDR4 SDRAM. The device is organized as 2 channels per device, and each channel is 8-banks and 16-bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 16N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 16n bits prefetched to achieve very high bandwidth.
- 8 internal banks per channel, clock-stop capability
- LVSTL (low voltage swing terminated logic) I/O interface
- Internal VREF and VREF training
- 1600MHz clock frequency, 16n pre-fetch DDR architecture
- Single data rate (multiple cycles) command/address bus
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable and on-the-fly burst lengths (BL=16, 32), ZQ calibration
- On-chip temperature sensor whose status can be read from MR4
- 200 ball FBGA package
- Industrial temperature range from -40°C to +95°C
Other details
| Brand |
INTEGRATED SILICON SOLUTION (ISSI) |
| Part Number |
IS43LQ32256B-062BLI |
| Quantity |
Each |
| Technical Data Sheet EN |
 |
All product and company names are trademarks™ or registered® trademarks of their respective holders. Use of them does not imply any affiliation with or endorsement by them. Image is for illustrative purposes only. Please refer to product description.
